GLITCH ANALYSIS AND REDUCTION IN COMBINATIONAL CIRCUITS

Ronak Shah

B.Tech Student, Electronics and Communication, Faculty of Technology, Dharmsinh Desai University, Nadiad, Gujarat, India ronakrameshbhaishah@gmail.com

ABSTRACT

Hazard in digital circuits is unnecessary transitions due to gate propagation delay in that circuit. Hazards occur due to uneven delay offered in the path of the various ongoing signals. One of the important reasons for power dissipation in CMOS circuits is the switching activity .This include activities such as spurious pulses, called glitches. Power optimization techniques that concentrate on the reduction of switching power dissipation of a given circuit are called glitch reduction techniques. In this paper, we analyse various Glitch reduction techniques such as Hazard filtering Technique, Balanced Path Technique, Multiple Threshold Technique and Gate Freezing Technique. Using simulation, we also measure the parameters such as noise and delay of the circuits on application of various techniques to check the reliability of different circuits in various situations.

KEYWORDS

Glitch, Power dissipation, Gate freezing, balanced path delay, multiple threshold transistor, Hazard filtering, Noise, Delay and switching activity.

1. INTRODUCTION

Power dissipation is an increasingly critical issue in modern VLSI design and testing .Hence, Low Power Circuit Design has become very crucial in today's era of modern portable consumer gadgets. For CMOS combinational circuits, the reduction of dynamic power dissipation is very important. A signal transition can be of two types: a functional transition and glitch. Before reaching the steady state, a signal might go through several state changes which are called glitches. As they dissipate 20-70% of total power dissipation, glitch is needed to be eliminated for low power design.

$$\mathbf{P}_{\text{Total}} = \mathbf{P}_{\text{Static}} + \mathbf{P}_{\text{dynamic}} \tag{1}$$

$$P_{\text{Total}} = P_{\text{Switching}} + P_{\text{Short-Circuit}} + P_{\text{leakage}}$$
(2)

Total Power dissipation consists of mainly dynamic power dissipation and static power dissipation, further these are divided into switching power dissipation, leakage power dissipation, short circuit power dissipation. Dynamic power dissipation is a major source of leakage power,

Natarajan Meghanathan et al. (Eds) : ACITY, VLSI, AIAA, CNDC - 2016 pp. 33–40, 2016. © CS & IT-CSCP 2016 DOI : 10.5121/csit.2016.60904 which is directly proportional to the number of signal transitions (1-0 and 0-1) in a digital circuit. Switching power dissipation ($P_{switching}$) is directly proportional to switching activity(a),load capacitance (C_{load}), Voltage supply (V_{dd}) and clock frequency (f_{clk}) as shown in equation(3).

$$\mathbf{P}_{\text{switching}} = \mathbf{a} \cdot \mathbf{C}_{\text{load}} \cdot \mathbf{V}_{\text{dd}}^2 \cdot \mathbf{f}_{\text{clk}}$$
(3)

In this paper we have chosen the best available techniques to reduce the glitch power. We have selected highly glitchfull circuits in our analysis and tried to reduce glitch power, delay and noise using these techniques. Using Tanner tool simulation, we have also put up the statistics to make the analysis simpler to understand.

2. TECHNIQUES FOR GLITCH REDUCTION

2.1 Gate Freezing

This method is useful for minimization of glitches. In this method, glitchfull and high power dissipating circuits are selected and replaced by a modified library cell called 'F-gate' with a control signal(CS) as shown in Fig.1 where Vdd is supply voltage ,I is input ,O is output CS is control signal to n-type library cell and Gnd is ground. This gate is controlled in order to freeze the cell's output for reducing the amount of glitch from the circuit. Basic CMOS gate and Gate freezed CMOS layout is shown in Fig.1.The control signal(CS) drives the gate input of this n-type cell.This method transforms some of the gates that are more glitchfull into modified devices that are able to filter out unnecessary output transitions when a control signal(CS) is activated.



Figure 1 CMOS logic and CMOS logic with library cell

2.2 Balanced Path Technique

Balanced path delay technique is used for resolving differing path delays. To make path delays equal, buffer insertion is done on the faster paths. Balanced path delay will avoid glitches in the output. This technique is not considered efficient in terms of power consumption due to addition of buffers. Hence the more innovative method is hazard filtering discussed next.



Figure 3 After applying balanced path delay technique

2.3 Hazard Filtering Technique

Hazard in digital circuits is unnecessary transitions as in case of glitch due to gate propagation delay in that circuit.



Figure 4 After applying hazard filtering technique

Hazards occur due to uneven delay offered in the path of the various ongoing signals. So apart from balanced path delay technique and using buffers to balance the delays in path ,we use the hazard filtering technique in which we increase the delay of receiving hardware to such an extent so that spurious transitions are eliminated and hence the glitch is eliminated. This is shown in the figure and also verified using simulation.

2.4 Multiple Threshold Technique

This is a technique to reduce power dissipation and reducing glitch in digital circuits. As delay of each gate is a function of threshold voltage (Vth), gates that are in non critical paths were selected and their threshold voltages were rised manually, then the propagation delays along different paths can be balanced so that unnecessary transition will be minimized. Therefore, it is a new efficient technique for minimizing glitch in digital circuits that lead to low power dissipation.



Figure 5 Multiple Threshold Implementation

3. SIMULATION AND RESULTS

We present the analysis of various parameters after applying various techniques on original glitchfull circuits.

Name	Avg. Power	Max.Power	Delay(s)	Noise (Sq	Avg. Power
	V_1(watts)	V_1(watts)	-	V/Hz)	V_1(watts)
Orignal Circuit	3.048279e-013	2.642508e-002	2.9497e-007	13.02006a	3.048279e-013
Hazard Filtering	1.384576e-013	1.968104e-002	2.9513e-007	8.69371a	1.384576e-013
Technique					
Balanced Path	4.538634e-013	6.502845e-002	2.9515e-007	4.36361a	4.538634e-013
Delay Technique					
Multiple	2.208378e-013	1.084178e-002	9.5208e-008	13.20418a	2.208378e-013
Threshold					
Gate Freezing	5.211884e-013	5.674504e-002	2.0005e-007	8.69361a	5.211884e-013

36

Computer Science & Information Technology (CS & IT)

Name	Avg Power	2 (AD +DC) Max Power	Delay(s)	Noise
Ivanie	V 1(watts)	V 1(watts)	Delay(3)	(Sq V/Hz)
Orignal Circuit	5.786543e-013	5.488896e-002	2.9443e-007	4.41438a
Hazard Filtering Technique	8.379241e-013	1.790674e-001	2.9508e-007	4.41438a
Balanced Path Delay Technique	8.639895e-013	8.481847e-002	2.9511e-007	4.41438a
Multiple Threshold	3.182036e-013	5.595556e-002	2.9462e-007	4.41438a
Gate Freezing	5.191436e-013	5.683199e-002	2.9508e-007	8.86631a

Analysis of Circuit3 ((a'b)'c)'

Name	Avg. Power	Max.Power	Delay(s)	Noise
	V_1(watts)	V_1(watts)		(Sq V/Hz)
Orignal Circuit	2.425840e-013	3.211329e-002	1.9991e-007	4.36533a
Hazard Filtering	1.192698e-013	1.766607e-002	1.9986e-007	17.28354a
Technique				
Balanced	1.008878e-012	9.210829e-002	2.9510e-007	4.36537a
Path Delay				
Technique				
Multiple Threshold	3.604858e-014	8.604082e-003	1.9956e-007	30.15881a
Gate Freezing	1.024181e-013	1.775080e-002	1.9987e-007	17.28324a

3.1 Average Power Analysis:

Results show that Hazard Filtering Technique and Multiple Threshold Technique are better than other techniques where it is reduced upto 54.58% and 85.13% respectively. Also in multiple threshold technique the output voltage is reduced as compared to maximum voltage. So in this situation, we may prefer Hazard Filtering Technique to fulfill this criterion. The power consumption is highest for balanced path technique as expected.



Figure 6 Circuit wise Average power consumption in watts

3.2 Max. Power Analysis

Similar to Average Power Analysis, we see that Maximum Power dissipation follows the same trend except for ckt2 Hazard filtering technique. Otherwise, Multiple threshold Technique and Hazard Filtering Techniques are advisable. The power consumption in balanced path technique as expected is higher.



Figure 7 Circuit wise Maximum power consumption in watts

3.3 Delay Analysis

All techniques perform in similar manner for delay analysis of various circuits with a smaller lead to Gate Freezing upto 67.72% and Multiple Threshold Technique upto 32.18%. Hence these techniques may be used with proper analysis for reducing delay of the circuit.



Figure 8 Circuit wise delay analysis in sec

38

3.4 Noise Analysis

As seen from the chart, balanced path technique is the best when analyzed for least noise in the output waveform upto 66.48%. The second best technique is the hazard filtering technique which also offers lesser noise in the output.



Figure 9 Circuit wise noise analysis (in Sq V/Hz)

4. CONCLUSION

For applications such as mobile computational systems, low power design is a criterion which should be satisfied. In this paper, we try to reduce the glitch power in the circuits and analyze the various available techniques such as gate freezing, hazard filtering, balanced path delay and Multiple threshold technique for noise, delay and power using tanner tool. We ascertain the various techniques according to required specification in terms of these parameters. We show that Hazard Filtering Technique and Multiple Threshold Technique are better than other techniques to reduce power consumption in the circuit upto 54.58% and 85.13% respectively. To reduce delay and speed up the circuit, we can use Multiple Threshold Techniques where it is reduced upto 67.72%,Gate freezing technique is the second best approach to speed up the circuit upto 32.18%.Noise is best reduced in balanced path delay technique upto 66.48%.

ACKNOWLEDGMENT

This research was supported by National Institute of Science and Technology under summer undergraduate research fellowship.

REFERENCES

[1] Vikas, Deepak "A REVIEW ON GLITCH REDUCTION TECHNIQUES ",IJRET: International Journal of Research in Engineering and Technology, Volume : 03 Issue: 02,2014

40 Computer Science & Information Technology (CS & IT)

- [2] Masanori Hashimoto, Hidetoshi Onodera and Keikichi Tamaru" A Practical Gate Resizing Technique Considering Glitch Reduction for Low Power Design",1999
- [3] Warren Shum and Jason H. Anderson, "FPGA Glitch Power Analysis and Reduction", International Symposium on Low power electronics and design (ISLPED) 2011, page no. 27-32.
- [4] J. Lamoureux, G. Lemieux, and S. Wilton, "GlitchLess: Dynamic power minimization in FPGAs through edge alignment and glitch filtering". IEEE TVLSI,16(11):1521–1534, Nov. 2008.
- [5] Henrik Eriksson and Per Larsson-Edefors, "Impact of Voltage Scaling on Glitch Power Consumption", Integrated Circuit Design Lecture Notes in Computer Science Volume 1918, 2000, pp 139-148.
- [6] Masanori Hashimoto, Hidetoshi Onodera and Keikichi Tamaru, "A Practical Gate Wesizing Technique Considering Glitch Reduction for Low Power Design".
- [7] Luca Benini, Giovanni De Micheli, Fellow, Alberto Macii, Enrico Macii, Massimo Poncino and Riccardo Scarsi, "Glitch Power Minimization by Selective Gate Freezing", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 8, No. 3, June 2000.
- [8] Zhanping Chen, Liqiong Wei and Kaushik Roy, "Reducing Glitching And Leakage Power In Low Voltage CMOS Circuits", Purdue University Purdue e Pubs ECE Technical Report, march 1997.
- [9] Masanori Hashimoto, Hidetoshi Onodera and Keikichi Tamaru, "A Power Optimization Method Considering Glitch Reduction by Gate Sizing", International Symposium on Low Power Electronics and Design, 1998, page no. 221-226.
- [10] J. P. Uyemura, Circuit Design for CMOS VLSI. Norwell, MA: Kluwer, 1992.
- [11] N. H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design a Systems Perspective, 2d ed. Reading, MA: Addison-Wesley, 1993.
- [12] P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design, 2d ed.New York: Oxford Univ. Press, 2002.
- [13] A. Hastings, The Art of Analog Layout. Upper Saddle River, NJ: Pren-tice-Hall, 2001.
- [14] N. Ranganathan and Ashok K. Murugavel "A Microeconomic Model for Simultaneous Gate Sizing and Voltage Scaling for Power Optimization, Department of Computer Science and Engineering, Nanomaterial and Nanomanufacturing Research Cente 21st International Conference on Computer Design ,2003 IEEE
- [15] Luca Benini, Member, IEEE, Giovanni De Micheli, Fellow, IEEE, Alberto Macii, Student Member, IEEE, Enrico Macii, Member, IEEE, Massimo Poncino, Member, IEEE, and Riccardo Scarsi "Glitch Power Minimization by Selective Gate Freezing", IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 8, NO. 3, JUNE 2000 287
- [16] Ki-Seok Chung Taewhan Kim C. L. Liu Design Technology Dept. of EECS and Dept. of Computer Science Intel Corporation National Tsing Hua Univ. Santa Clara, 95052 USA Hsinchu, Taiwan R.O.C. Adv. Information Tech. Research Center Korea Adv. Institute of Sci.&Tech. Taejon, Korea,"A Non-Zero Delay Model for Glitch Analysis in Logic Circuits", 43rd IEEE Midwest Symp. on Circuits and Systems, Lansing MI, Aug 8- 11,2000