keyboard_arrow_up
Efficient Failure Processing Architecture in Regular Expression Processor

Authors

SangKyun Yun, Yonsei University, Korea

Abstract

Regular expression matching is a computational intensive task, used in applications such as intrusion detection and DNA sequence analysis. Many hardware-based regular expression matching architectures are proposed for high performance matching. In particular, regular expression matching processors such as ReCPU have been proposed to solve the problem that full hardware solutions require re-synthesis of hardware whenever the patterns are updated. However, ReCPU has inefficient failure processing due to data backtracking. In this paper, we propose an efficient failure processing architecture for regular expression processor. The proposed architecture uses the failure bit included in instruction format and provides efficient failure processing by removing unnecessary data backtracking.

Keywords

String matching, Regular expression, Application Specific Processor, Intrusion detection

Full Text  Volume 5, Number 12